

(19)



JAPANESE PATENT OFFICE

Abstract of Citation 2

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **10293973 A**(43) Date of publication of application: **04 . 11 . 98**

(51) Int. Cl. **G11B 20/14**
G11B 11/10
G11B 20/18
G11B 20/18
G11B 20/18
G11B 20/18
H03M 13/12

(21) Application number: **09101689**(22) Date of filing: **18 . 04 . 97**(71) Applicant: **SONY CORP**

(72) Inventor: **HORIGOME JUNICHI**
YAMAGUCHI SHIGEO
CHIBA TAKAYOSHI


(54) **INFORMATION REPRODUCING DEVICE AND METHOD THEREFOR**

COPYRIGHT: (C)1998,JPO

(57) Abstract:

PROBLEM TO BE SOLVED: To detect a phase error of a PLL based on the state data by generating the state data expressing a maximum likelihood state transition in a viterbi decoding method.

SOLUTION: The state data as a series of a state data value expressing a state itself are generated by an SMU(status memory unit) 134 corresponding to the maximum likelihood state transition selected at every read clock by an ACS (selection circuit) 133 in a viterbi decoder 130. A timing generator 138 generates rising, falling timing of a regenerative RF signal from the state data. A PEC(phase error calculator) 137 generates a phase error signal PE based on a reproduction signal value (sampling value by A/D converter 12) sampled according to these timing, and uses the phase error signal PE for controlling a VCO(voltage control oscillator) 141. The memory length of the SMU 134 for generating the timing is made shorter than the memory length for decoding. This memory length is switchable also in a header area and a data area.



BEST AVAILABLE COPY